Electrostatic Protection for Semiconductor Electronics by Duvvury, Charvaka
C. Duvvury
Electrostatic Protection for 
Semiconductor Electronics
Charvaka Duvvury
Silicon Technology Development 




• To understand what Electrostatic Discharge 
(ESD) is and what it means to electronics 
applications
• To define how the semiconductor industry 
takes precautions to minimize the threat to 
electronics
• To understand how silicon technologies are 
advancing and what the impact is on ESD 
and for future of the electronics
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Outline
• What is Electrostatic Discharge (ESD)?
• ESD Control Methods
• Why is ESD important for semiconductor 
Integrated Circuit (IC) components?
• The impact of ESD on Electronic Systems
• Advances in silicon technology and the 
impact on ESD
• Advances in IC packages and the influence on 
ESD reliability
• Future research opportunities
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Triboelectric charging is the transfer of electrons between materials
The material that looses electrons becomes positively charged and the material





The exposure of an object to a current or




The transfer of electrostatic charge between
bodies or surfaces at different electrostatic 




What is Electrostatic Discharge?
•The sudden discharge of a charged body
•Tribo-electric and induced charging
Importance of ESD to the Semiconductor Industry
•Unexpected destruction of semiconductor devices
•Losses can occur anywhere from fabrication to field
•Millions of dollars in real losses each year
•Unknown amount of hidden losses each year
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A BRIEF REVIEW OF THE HISTORY OF ESD
•On this planet, static electricity has been a curiosity for 
magicians to pseudo-scientists for many hundreds of 
years.
•Static sparks needed special precautions in 
manufacturing of gun powder.
•Static electricity became a problem for the film industry in 
the 40’s and 50’s and for the electronic industry in the 
50’s and 60’s.  It became worse with newer technologies 
in the 70’s, it is becoming even more critical ever since…
•Today many industries or organizations take special care 
for ESD or for static sparks.  
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Low Voltage (16V) 
Longer Duration   
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(1-10 ms)
Lightning
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Integrated Circuit (IC) 
chips used in consumer 
and medical electronics 






Person Walking Across Linoleum Floor 5,000
Person Walking Across Carpet 15,000
Person Working at Bench       800
Ceramic Dips in Plain Plastic Tube 700
Ceramic Dips in Plastic Set-Up Trays 4,000
Ceramic Dips in Styrofoam 5,000
Circuit Packs as Bubble Plastic Cover Removed      20,000
Circuit Packs as Packed in Foam Box 11,000
Circuit Packs (Packaged) as Returned For Repair 6,000
UNGER, 1981 IRPS
What voltage levels are generated 
if ESD is not controlled?
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* TED DANGELMAYER, ESD PROGRAM MANAGEMENT, KLUWER ACADEMIC PUBLISHERS, 1999
(values shown in volts)
Event Relative Humidity
10%       40%      50%
Walking across a vinyl floor 12,000          5,000           3,000
Motion of bench employee                      6,000             800              400
Removing ICs from plastic tube           2,000             700  400
Packing PWBs in foam line box           21,000        11,000           5,500
But, humidity helps reduce static 
charge generation and 
accumulation
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• CONDUCTIVE:  Lowest surface resistance. (<10e4 Ohms)
• DISSIPATIVE:  Bleeds off charges at optimum rate.  Strongly 
preferred.  (10e4 to < 10e11 Ohms)
• INSULATIVE:  Non-conductive, removed from workplace 
whenever possible. (> 1x10e12 Ohms)





If it is not properly controlled in 
a silicon 
manufacturing environment…
Thousands of volts can be generated
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How is ESD controlled? 
Grounding Person
Wrist Strap to Ground
(or flooring/footwear)







Only hundreds of volts are generated
With good ESD control the levels 
are lower
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IC Package Impact on ESD
• IC packages can have impact on ESD 
requirements for
– Human Body Model (HBM)
• Exposed IC package pins can be touched during 
normal handling 
– Charged Device Model (CDM)
• IC packages that acquire charge in automated 














IC Chip pins are protected with 















The Input and Output pins of the IC protected from ESD
The clamp turns only when ESD is detected
These clamps introduce capacitance and reduce circuit speed
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With IC pin damage the chips would not function 
in a system
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Electric and magnetic fields produced by ESD 
couple to the system in multiple ways, causing 
failures.
A human holding a metallic object (e.g. keys, 
screwdriver) discharging accumulated static charge 
through an electronic product (e.g. cellular phone, 
computer). ESD directly into the system
ESD close to the system
What about touching the systems themselves?
ESD
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Cable Discharge During Computer 
Connections
• Cables could acquire electrostatic charges 
primarily due to tribo-charging 
• A discharge could occur when a charged cable is 
plugged into an electronic equipment 
• The electronics inside must be protected
 







































Increasingly becoming part of daily lives
Music, Movies, TV Shows, Home Video, Photos, Audiobooks, Podcasts
W. Maung ESD Symp. 2006
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…At Home 
Consumers just want to turn it on and enjoy high quality digital content 
Real Time A/V streaming, Data/Control, Decoder/Encoder, Content Protection 
W. Maung ESD Symp. 2006
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…On the Road 
We need to make sure all electronics are protected!
W. Maung ESD Symp. 2006
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ESD Protected Area

































Silicon Technology Advances and 
Challenges…
• Smaller transistors (<100 nm feature sizes) 
for higher speed circuits (5-10 GHz)
– These transistors are much more delicate for 
ESD protection
• Complex circuit designs with multiple 
functions on the same chip
– Continuous challenge to protect them and still 
maintain high speed performance
• Larger and advanced IC packages 
producing higher current levels during 
discharge
– Making sure all types of packages are equally 
protected
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These transistors are built on top of silicon-on-insulator 
These devices are expected to be very sensitive to ESD 
C. Russ et. al, 
ESD Symp. 2005
C. Duvvury




• Scaling expected to become difficult 






C. Russ ESD Symp. 2005
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• Low junction capacitance speed!














• Channel enclosed by multiple(2, 3, 4) gates 
Best body control (fully depleted)
Suppression of Short Channel Effect
• Best candidate for continued technology scaling
current
2 gates @ sides: double-gate
3 gates @ sides+top: tri-gate
current
W





• Fin height: 66-80nm (present), 30-40nm (target)
• Fin width: 50nm (present), 20-30nm (target)
• Capability to carry ESD current?
C. Russ ESD Symp. 2005
Multi-gate Transistors (MUGFETs)           
















































MuGFET: Damage Under ESD
• Unprecedented high ESD sensitivity 
• Fused fins if process is not optimized
H. Gossner IEDM 2006
C. Duvvury
• Increased Analog IO applications
• Analog Integration
• High speed IO interfaces
• Increased RF integration
• New IO features
• USB applications










































 Protection Level [V]
High Speed Serial Link Cap Loading Budget 
Double Diodes
Diode String Triggered SCR
Example: Impact of ESD protection on circuit speed
Data Rates are influenced 
by the loading 
capacitance
The capacitance in turn 
degrades ESD levels
C. Duvvury
System on a Chip 
• Digital, Analog, and RF on the same chip require 
three different ESD protection strategies
• Interactions through the different ground planes 









































ESD performance is dependent 
on package type and the package 
lead design
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CDM than the 
BGA’s
1 um to 100nm TQFP QFP 2000 pin Flip- 
Chip Packages
Large pin count 
devices very 























TQFP QFP 2000 pin Flip- 
Chip Packages
Large pin count 
devices very 
harsh for CDM 
protection










0.5 um TQFP  QFP
BGA









No packages Bare die Unknown ESD 
evaluation
IC Package Impact on ESD
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Package Size on ESD Current 























Jahanzeb et al, 
ESD Symp. 2007
Practical Design Limits




Both Stacked Die and Stacked Package trends can 




Package on Package (POP)
Top Pads




Condition Classification Sensitivity Scale
No IC Chip Discretes 0  (None)
IC in Package Memory OMAP 
Analog Digital
3  (Low)
IC in Package CMOS  BiCMOS 4  (Low)
IC in Package 65nm and beyond 6  (Moderate)
IC in Package RF CMOS 7  (Moderate)
IC in Package RF GaAs 8  (High)
IC in Package 5-10 GHz 9  (Very High)
Wafer Scale TBD 9  (Very High)








100 ns 200 ns
EOS
ESD: require on-chip protection
IEC: requires off-chip and on-chip protection
EOS: requires care during customer applications
Transient Stress Modes
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ESD Technology Road Map
A number of IC design constraints can reduce the ESD 
protection levels for the sensitive high speed chips will 
continue to degrade 












































ESD Threshold Population 
Trends 






















2) Sub 1 ns 
response times
3) Extremely low 
capacitance
EPI-FLO
New Research: Polymer Voltage Suppressors (PVS)  low 
capacitance ESD protection increases GHz Electronics 




























2) Sub 1 ns 
response times
3) Extremely low 
capacitance
EPI-FLO
•Polymer Voltage Suppressors (PVS)  can 








Why is this better?
Freed circuit 












• ESD is always a major concern for IC 
components and electronics systems that 
are built with these components
• Every consumer must be aware of ESD as 
they handle their personal electronics
• Rapid advances in technologies and 
circuit performance requirements are 




• Newer IC packages will make ESD testing 
even more complicated 
• Integration of ESD suppressive materials 
into the IC package itself is one option 
that needs to be explored
• Package research must also address 
innovation towards non-exposed pins or 
sealed IC pins to minimize the ESD threat
• Research into ultra low capacitance 
package types will also be crucial for 




• ESD Association (ESDA)
• More information on ESD can be 
obtained from www.esda.org
• Mr. Dave Swenson, Affinity Static 
Control Consulting, LLC.
• Mr. Ted Dangelmayer, Dangelmayer 
and Associates
• Dr. Karen Shrier, Electronics 
Polymers Inc.
